Automatic Layer-Based Generation of System-On-Chip Bus Communication Models
نویسندگان
چکیده
منابع مشابه
CDMA bus-based on-chip interconnect infrastructure
As technology scales toward deep submicron, the integration of complete system-on-chip (SoC) designs consisting of large number of Intellectual Property (IP) blocks (cores) on the same silicon die is becoming technically feasible. Until recently, the design-space exploration for SoCs has been mainly focused on the computational aspects of the problem. However, as the number of IP blocks on a si...
متن کاملNext Generation On-chip Communication Networks
Project Goal: Due to the constraints of VLSI scaling, future processor and system-on-chip designs will by necessity incorporate on-chip communication networks. In the project, we plan to investigate protocols and signalling technologies in the context of future on-chip multiprocessors in the 50nm regime. In this regime, interconnect delay becomes a major challenge and needs to be taken into acc...
متن کاملObject-Based Communication Architecture for System-on-Chip Design
In this work, we present an integrated approach to the SoC design problem based on a mixed (HW and SW) implementation of a system-level middleware specifically designed for SoCs: the Object-Oriented Communication Engine (OOCE). OOCE provides a high-level and homogeneous view of the SoC components based on the Distributed Object paradigm. The resulting communication infrastructure easies the int...
متن کاملOn Chip Bus Tracer Based On Reverse Encoding In Soc
System on chip (SoC) is the integration of different components in to a single chip targeting a specific application. Real-time observability of the internal chip signals is crucial to SoC debugging, the obvious choice would be to use chip pins to observe them. However, this method is difficult to implement in the presence of high frequency internal clocks and limitation of the chip pins. A sol...
متن کاملTest Bus Sizing for System-on-a-Chip
ÐSystem-on-a-chip (SOC) designs present a number of unique testability challenges to system integrators. Test access to embedded cores often requires dedicated test access mechanisms (TAMs). We present an improved approach for designing efficient TAMs and investigate the problems of improved deserialization of test data in the core wrapper, optimal test bus sizing, and optimal assignment of cor...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
سال: 2007
ISSN: 0278-0070
DOI: 10.1109/tcad.2007.895794